RISC-V Core + Verification Environment
A pipelined RV32I core on an FPGA, plus the constrained-random rig that proves it correct.
SystemVerilogPython
Projects
Each one has a writeup: how it works, what I tried that didn’t, and where the numbers came from.
1 of 6 projects