Projects

RISC-V Core + Verification Environment

SystemVerilog / Python

A pipelined RV32I core on a Basys 3 FPGA, checked against a reference simulator with constrained-random instruction sequences.